SEMICONDUCTOR LASER APPLICATIONS

Semiconductor laser equipment and manufacturing processes

Start with your workpiece and its place in manufacturing. Find the laser operation, the corresponding AOGEO equipment and the inputs needed for a sample assessment.

Find my process Request a sample assessment
SiC wafer preparationStart at stage 02: ingot slicing and wafer finishing.Wafer device fabricationStart at stage 03: maskless resist exposure and selective annealing.Thin wafers and advanced packagingStart at stage 04 for carrier release; continue to stage 06 for assembly and interconnects.GaN and LED layer transferGo to the dedicated lift-off and supported-transfer branch.

Where laser processing fits

Follow the manufacturing map or jump to a route that matches your project. Blue highlights identify AOGEO laser applications.

  1. 01Raw materials and crystal growthUpstream context
  2. 02SiC wafer preparationSiC ingot laser slicing
  3. 03Device fabrication and on-wafer interconnectsMaskless exposure · selective annealing
  4. 04Wafer-level adjustment and post-processingElectrical trimming · carrier debonding
  5. 05Die separationLaser scribing or cutting
  6. 06Die assembly and interconnectsLAB · local soldering · power interconnects
  7. 07Package protection and sealingCompatible metal-lid seams
  8. 08Traceability and final verificationMarking here or earlier

This is a reading map, not one universal production sequence: front-end steps repeat, and test, thinning, release and packaging operations depend on the device route.

From material preparation to finished devices

Each stage connects the processing task, the expected output and the corresponding equipment. Expand the technical details when you are ready to assess a sample.

Upstream context

Raw materials and crystal growth

Prepare the specified starting material and grow the crystal required by the substrate route.

The next-stage output

An ingot with defined material properties and wafer-preparation specifications.

Manufacturing contextExpand detailsClose details

InputPurified silicon feedstock, dopants and a seed crystal for the selected silicon growth route.

OutputA silicon ingot with the required crystal orientation and electrical characteristics.

Typical equipment
Crystal-growth furnace, thermal control and material-characterization instruments.
Measurable requirements and methods
Check resistivity distribution, impurity content and crystal defects using the supplier's agreed electrical, chemical and crystal-inspection methods.
Process links and laser applications
Ingot quality and wafer specifications establish material requirements for downstream laser processing.

AOGEO laser application

SiC wafer preparation

Process inside the SiC ingot by laser, separate wafer blanks and continue with the specified grinding and polishing route.

The next-stage output

SiC wafers with the agreed thickness, geometry and surface condition after finishing.

SiC Ingot Laser Slicing System

SiC Ingot Laser Slicing System

Prepare SiC wafer blanks by laser processing inside the ingot, followed by controlled separation and the specified grinding and polishing route.

View equipment
Process inputs and acceptance checks Expand detailsClose details
Process inputs
Crystal type, orientation and off-angle; ingot dimensions and end-face condition; target blank thickness and finishing allowance.
Acceptance focus
Thickness distribution, bow, cracks and subsurface condition; material use assessed together with the agreed finishing allowance.
Manufacturing contextExpand detailsClose details

InputQualified ingots and the specified wafer geometry and surface condition.

OutputSliced, shaped, polished and cleaned wafers, with specialized processing where specified.

Typical equipment
Slicing, edge-shaping, lapping, polishing, cleaning and wafer-metrology equipment.
Measurable requirements and methods
Measure thickness variation, flatness, roughness and surface particles with thickness metrology, surface profiling and inspection under an agreed sampling plan.
Process links and laser applications
Laser identification and selected surface processing connect wafer preparation with downstream requirements.

AOGEO laser application

Device fabrication and on-wafer interconnects

Use maskless resist exposure, selective annealing or localized film removal where required within the repeating fabrication route.

The next-stage output

Wafers with the device structures and on-wafer interconnects required for the next operation.

Semiconductor Selective Laser Annealing System

Semiconductor Selective Laser Annealing System

Apply localized thermal processing for dopant activation, contact formation or functional-layer treatment. Place the operation in the front-end or backside route required by the device.

View equipment
Process inputs and acceptance checks Expand detailsClose details
Process inputs
Device and metal stack, implanted or treatment regions, electrical targets and the thermal limits of protected structures.
Acceptance focus
Sheet or contact resistance, regional uniformity, film condition and wafer bow; compare electrical measurements before and after processing.
Maskless Laser Direct-Write Photolithography System

Maskless Laser Direct-Write Photolithography System

Expose digital patterns onto photoresist-coated wafers or substrates. Development and the specified pattern-transfer steps follow exposure; this is distinct from direct laser film removal.

View equipment
Process inputs and acceptance checks Expand detailsClose details
Process inputs
Substrate and resist, resist thickness, digital layout, alignment marks and the coating, baking and development route.
Acceptance focus
Developed resist dimensions, overlay, stitching, dose uniformity and pattern condition, checked with the agreed resist process.
Manufacturing contextExpand detailsClose details

InputPrepared wafers, masks, process gases, chemicals and deposition materials.

OutputWafers containing devices and layered on-chip electrical interconnects.

Typical equipment
Deposition, lithography, etch, implantation, thermal-processing and planarization tools, with inspection between operations.
Measurable requirements and methods
Verify critical dimensions, overlay, film thickness, defects and electrical structures using dimensional, film and electrical metrology at defined control points.
Process links and laser applications
Selective laser film removal targets defined areas within the specified material stack.

AOGEO laser application

Wafer-level adjustment and post-processing

Trim designed electrical structures with feedback, or release a temporary carrier after the specified thinning or backside operations.

The next-stage output

Wafers within the agreed electrical window, or supported thin wafers transferred after carrier release.

Wafer Laser Resistor and Functional Trimming System

Wafer Laser Resistor and Functional Trimming System

Combine localized laser removal with electrical feedback to adjust designed resistor or trim-link structures, then verify the resulting circuit parameter.

View equipment
Process inputs and acceptance checks Expand detailsClose details
Process inputs
Trimmable layout and stack, probe pads, coordinate map, test program and target electrical window.
Acceptance focus
Parameter deviation and stability, cut geometry, residue and protected structures; remeasure under the agreed temperature and bias conditions.
Thin-Wafer Laser Debonding LDB System

Thin-Wafer Laser Debonding LDB System

Release temporary carriers after the specified thinning or backside operations. Irradiate the matched release layer, then separate and transfer the thin wafer with controlled support.

View equipment
Process inputs and acceptance checks Expand detailsClose details
Process inputs
Wafer, transparent carrier and temporary-bonding stack; processed wafer thickness and the supported-transfer plan.
Acceptance focus
Release completeness, residue, particles, cracks and bow; verify the wafer surface and electrical behavior after transfer.
Manufacturing contextExpand detailsClose details

InputProcessed device wafers, test programs and the required downstream package route.

OutputWafer test data and wafers prepared for the next operation, potentially including thinning or backside processing.

Typical equipment
Probe station, electrical tester, grinder, polisher and specified backside-processing tools.
Measurable requirements and methods
Check electrical bin maps, remaining thickness, wafer bow and backside condition with probing, thickness metrology and surface inspection.
Process links and laser applications
Position laser surface processing and identification alongside wafer testing and post-processing according to the device route.
Wafer materials

AOGEO laser application

Die separation

Scribe, groove or cut along defined wafer streets using a separation route matched to the substrate and device stack.

The next-stage output

Separated dies ready for inspection, pickup and the selected assembly route.

Wafer Laser Dicing & Micromachining System

Wafer Laser Dicing & Micromachining System

Laser scribing, grooving and cutting along defined wafer streets for die separation.

View equipment
Process inputs and acceptance checks Expand detailsClose details

Laser scribing, grooving and ablation for defined wafer stacks, with sample comparisons supporting separation-route selection.

Key quality checks
Kerf, edge chipping, debris, die strength and electrical impact.
Sample and process inputs
Provide substrate and film composition, wafer thickness, street layout, protective layers, mounting tape and representative processed samples.
Critical-to-quality requirements
Specify kerf width, chipping extent, heat-affected region, particle burden and die-strength limits with microscopy, profiling, particle inspection and mechanical-test methods.
Configuration to evaluate
Evaluate wavelength, pulse duration, focus control, motion and vision together with wafer support, debris extraction and any approved protective process.
Validation evidence
Compare representative cuts across the agreed sample matrix and record edge images, geometry, die strength, electrical impact and cycle-time conditions.
Application conditions
Select the separation method and parameters for the substrate, film stack, wafer thickness and street geometry.
Wafer streets between dies Orange identifies the laser-processing area on the workpiece.
Wafer streets between diesOrange identifies the laser-processing area on the workpiece.
Manufacturing contextExpand detailsClose details

InputDevice wafers with defined streets, layer stacks, support tape and handling limits.

OutputSeparated dies ready for inspection, pick-up and downstream assembly.

Typical equipment
Blade-dicing or suitable laser-processing equipment, wafer mounting, cleaning and die inspection.
Measurable requirements and methods
Measure kerf geometry, edge chipping, debris and die strength using microscopy, dimensional inspection and agreed mechanical testing.
Process links and laser applications
Laser scribing, grooving or ablation follows defined wafer streets; select the separation route for the actual layer stack.

AOGEO laser application

Die assembly and interconnects

Apply laser-assisted bonding, localized soldering or solder-ball jetting, or weld accessible power-module conductors and terminals.

The next-stage output

Assemblies with the specified die placement and electrical interconnects.

Semiconductor Laser-Assisted Bonding LAB System

Semiconductor Laser-Assisted Bonding LAB System

Use localized laser heating to form die-to-substrate interconnects through the selected bump-bonding or solder-reflow route in flip-chip and advanced packaging.

View equipment
Process inputs and acceptance checks Expand detailsClose details
Process inputs
Die and substrate drawings, bump geometry, solder and metallization, assembly gap and allowed thermal exposure.
Acceptance focus
Placement, opens and shorts, joint formation, voids and warpage; combine electrical, mechanical and agreed reliability checks.
Precision Laser Soldering and Solder-Ball Jetting System

Precision Laser Soldering and Solder-Ball Jetting System

Form local solder joints on accessible pads and terminals. Choose laser soldering or single-ball jetting according to joint geometry, solder delivery and nearby thermal limits.

View equipment
Process inputs and acceptance checks Expand detailsClose details
Process inputs
Pad materials and plating, solder alloy and delivery route, joint layout, fixture access and protected-component limits.
Acceptance focus
Wetting, joint position and volume, bridges, voids and spatter; verify resistance, mechanical integrity and nearby device condition.
Power Semiconductor Copper-Aluminum Laser Welding Workstation

Power Semiconductor Copper-Aluminum Laser Welding Workstation

Local laser welding of suitable copper or aluminum conductors and terminals in power modules.

View equipment
Process inputs and acceptance checks Expand detailsClose details

Laser welding for accessible conductor and terminal joints in power modules.

Key quality checks
Joint resistance, strength, spatter and heat exposure of nearby parts.
Sample and process inputs
Provide conductor alloys, plating, overlap and thickness, joint access, fixture datum and nearby dielectric or semiconductor thermal limits.
Critical-to-quality requirements
Set contact-resistance, mechanical-strength, weld-geometry, spatter and thermal-damage limits with electrical measurements, pull or shear testing, cross-sections and inspection.
Configuration to evaluate
Evaluate wavelength, energy delivery, beam motion, joint clamping, shielding and monitoring for the actual copper, aluminum or dissimilar-material stack.
Validation evidence
Record joint resistance, mechanical failure mode, cross-sections and electrical behavior before and after the agreed environmental or cycling tests.
Application conditions
Match conductor alloys, plating, joint access and nearby thermal limits; validate dissimilar-material joints separately.
Conductor and terminal joints Orange identifies the laser-processing area on the workpiece.
Conductor and terminal jointsOrange identifies the laser-processing area on the workpiece.
Manufacturing contextExpand detailsClose details

InputKnown-good dies and qualified substrates, leadframes, attachment materials and interconnect components.

OutputMounted and interconnected dies or modules before the specified protection process.

Typical equipment
Die attach, wire-bonding, flip-chip, reflow or sintering equipment, plus route-specific joining tools.
Measurable requirements and methods
Check placement, bond strength, voiding and contact resistance using vision, mechanical testing, imaging and electrical measurements.
Process links and laser applications
Laser welding connects accessible power-module terminals and conductors within the applicable assembly route.

AOGEO laser application

Package protection and sealing

Laser seam-weld matched metal lids and housings when the package design requires this sealing route.

The next-stage output

Sealed packages checked against the agreed weld and leakage requirements.

Semiconductor Packaging Precision Laser Welding System

Semiconductor Packaging Precision Laser Welding System

Laser seam welding of compatible metal lids and package bodies for package sealing.

View equipment
Process inputs and acceptance checks Expand detailsClose details

Laser seam welding for compatible metal lids and package bodies requiring controlled sealing.

Key quality checks
Leakage, seam geometry, distortion and internal thermal limits.
Sample and process inputs
Provide body and lid alloys, plating, joint drawing, gap and flatness data, internal component limits and the required package atmosphere.
Critical-to-quality requirements
Define leak-rate acceptance, weld geometry, porosity, package distortion and internal thermal limits with leak testing, cross-sections, metrology and temperature monitoring.
Configuration to evaluate
Evaluate source and pulse control, seam trajectory, lid clamping, shielding atmosphere and monitoring against the joint and package thermal budget.
Validation evidence
Combine seam inspection and cross-sections with agreed leak tests and post-environmental electrical checks on representative assemblies.
Application conditions
Match lid and body alloys, joint geometry and package thermal limits; agree seam inspection and leak-test conditions.
Metal-lid sealing perimeter Orange identifies the laser-processing area on the workpiece.
Metal-lid sealing perimeterOrange identifies the laser-processing area on the workpiece.
Manufacturing contextExpand detailsClose details

InputAssembled devices, molding compounds or compatible package bodies and lids.

OutputProtected packages or sealed assemblies appropriate to the device environment.

Typical equipment
Molding, dispensing, curing or lid-sealing equipment according to package design.
Measurable requirements and methods
Assess voids, delamination, distortion or leakage, as applicable, using imaging, dimensional checks and agreed leak-test methods.
Process links and laser applications
Laser seam welding joins compatible metal lids and package bodies for package sealing.

AOGEO laser application

Traceability and final verification

Place marking and code verification where the route requires them, and complete the agreed tests before release.

The next-stage output

Devices with recorded test disposition and linked traceability information.

Semiconductor UV Laser Marking & Traceability System

Semiconductor UV Laser Marking & Traceability System

Apply laser identifiers to compatible surfaces and link verified codes to production records.

View equipment
Process inputs and acceptance checks Expand detailsClose details

Laser identification on compatible wafers, leadframes, ceramics or packages at the process point that preserves readability and record continuity.

Key quality checks
Code readability, position, surface damage and record matching.
Sample and process inputs
Provide surface material and coating, allowed marking area, code content, reader conditions and the identifier-to-production-record mapping.
Critical-to-quality requirements
Define code-verification grade, contrast, mark depth, positional tolerance and surface-damage limits with a specified verifier, profilometry and inspection.
Configuration to evaluate
Evaluate UV and other suitable source candidates, focus and vision, code verification, reject handling and data exchange for the actual surface.
Validation evidence
Verify codes before and after relevant downstream processes, inspect surface and electrical effects, and test duplicate, unreadable-code and data-mismatch handling.
Application conditions
Select the source and process position for the surface, allowed marking area and readability requirements; verify code-to-record continuity.
Approved identifier area Orange identifies the laser-processing area on the workpiece.
Approved identifier areaOrange identifies the laser-processing area on the workpiece.
Manufacturing contextExpand detailsClose details

InputFinished packages, test specifications, traceability records and shipping requirements.

OutputReleased devices with documented test disposition and lot-level traceability.

Typical equipment
Electrical tester, handler, inspection, code verification and packing equipment.
Measurable requirements and methods
Verify electrical limits, package condition and identifier-to-record matching using agreed test programs, inspection and database checks.
Process links and laser applications
Marking may occur here or earlier on wafers, leadframes or packages; its location follows material compatibility and traceability requirements.

Quality checks run throughout manufacturing, from incoming material and process metrology to electrical testing, contamination control and traceability.

Application-specific route

Specialized routes

GaN / LED

GaN and LED lift-off and transfer

For suitable device stacks on sapphire, establish receiving support before laser lift-off. Assess separation, interface condition and device performance together with the transfer route.

GaN and LED Laser Lift-Off LLO System

GaN and LED Laser Lift-Off LLO System

Separate suitable GaN or LED device layers from a sapphire growth substrate by laser treatment at the interface, with receiving support established before lift-off.

View equipment
Process inputs and acceptance checks Expand detailsClose details
Process inputs
Epitaxial and device stack, growth substrate, receiving carrier, support-bond condition and the downstream transfer route.
Acceptance focus
Separation completeness, interface residue, cracks and bow; assess supported transfer using device electrical and optical checks.
Application-specific routeSubstrates, leadframes and packaging materialsThese materials can be prepared alongside the device route. Match cutting, drilling or selective film removal to the geometry, metallization and downstream assembly requirements.Expand detailsClose details
Precision Laser Cutting System for Semiconductor Lead Frames

Precision Laser Cutting System for Semiconductor Lead Frames

Precision laser cutting of contours and openings in specified leadframe or metal-carrier stock.

View equipment
Process inputs and acceptance checks Expand detailsClose details

Laser cutting of leadframe contours, holes and route-specific tie bars, including parallel material preparation.

Key quality checks
Feature position, burrs, recast, distortion and plating condition.
Sample and process inputs
Provide alloy and plating, stock thickness, CAD geometry, fixture constraints and requirements for subsequent plating, bonding or assembly.
Critical-to-quality requirements
Define contour position, hole geometry, burr height, recast, distortion and plating-damage limits with dimensional metrology, profilometry and microscopy.
Configuration to evaluate
Evaluate source, focus, cutting strategy, support and extraction together with part release, edge protection and downstream handling.
Validation evidence
Inspect representative features and edges, measure released-part distortion and confirm that subsequent electrical and assembly requirements remain satisfied.
Application conditions
Match alloy, plating, thickness and feature geometry to downstream bonding and assembly requirements.
Leadframe contours and openings Orange identifies the laser-processing area on the workpiece.
Leadframe contours and openingsOrange identifies the laser-processing area on the workpiece.
Wafer & Ceramic Substrate Laser Cleaning and Film Removal System

Wafer & Ceramic Substrate Laser Cleaning and Film Removal System

Selectively remove specified residues or films from wafer or ceramic substrates, with parameters matched to the underlying material.

View equipment
Process inputs and acceptance checks Expand detailsClose details

Selective laser removal of specified residues or films, with substrate condition and downstream function included in the process checks.

Key quality checks
Residual film, substrate loss, roughness, particles and downstream function.
Sample and process inputs
Provide the complete layer stack, removal area and depth, substrate roughness, contamination type and protected-region requirements.
Critical-to-quality requirements
Specify residual-film thickness, removal selectivity, substrate loss, roughness and particle limits using profiling, microscopy and appropriate surface or chemical analysis.
Configuration to evaluate
Evaluate wavelength, pulse duration, fluence, overlap, focus and extraction against removal selectivity and the substrate damage threshold.
Validation evidence
Compare treated and untreated controls for residual material, substrate condition, contamination and the agreed adhesion or electrical function.
Application conditions
Define the layer stack, removal depth and protected regions; verify substrate condition and downstream function.
Specified residue or film area Orange identifies the laser-processing area on the workpiece.
Specified residue or film areaOrange identifies the laser-processing area on the workpiece.
Semiconductor Wafer & Thin-Film Laser Direct-Write Etching System

Semiconductor Wafer & Thin-Film Laser Direct-Write Etching System

Maskless direct writing selectively removes metal, oxide, passivation or functional-film areas. UV or ultrafast processing is selected for the material stack.

View equipment
Process inputs and acceptance checks Expand detailsClose details

Film preparation, wafer test structures and package-substrate patterning

Process input
Coated wafers, ceramic or packaging substrates, or functional films with a defined layer stack and target pattern.
Intended output
Local film openings, patterned electrodes or trimmed circuits with the agreed residual-film and substrate-integrity criteria.
Quality checks
Check removal depth and selectivity, residual film, line and edge quality, particles, and damage to the underlying material.

For local film patterns, windows and prototype development; confirm the actual layer stack and feature dimensions in sample trials.

PCB/FPC UV Laser Microvia Drilling System

PCB/FPC UV Laser Microvia Drilling System

UV laser drilling or opening of PCB/FPC dielectric, adhesive and coverlay layers, using vision registration and stack-specific process recipes.

View equipment
Process inputs and acceptance checks Expand detailsClose details

PCB/FPC and electronic carrier preparation, before downstream circuit processing

Process input
PCB, FPC, rigid-flex boards or electronic films with specified dielectric, adhesive, coverlay and copper layers.
Intended output
Registered microvias, through-holes or coverlay openings for the agreed cleaning and downstream circuit process.
Quality checks
Check hole diameter and position, taper, bottom and sidewall residue, copper or pad damage, and dimensional consistency.

This operation covers PCB/FPC and electronic-film drilling. Silicon TSV requires its own via structure, process route and validation.

Ultrafast Laser Micro-Hole System for Ceramic Substrates & Glass

Ultrafast Laser Micro-Hole System for Ceramic Substrates & Glass

Picosecond or femtosecond processing forms microholes in brittle substrates. The drilling or modification route follows the material and geometry.

View equipment
Process inputs and acceptance checks Expand detailsClose details

Ceramic package or thermal substrates and glass-component preparation

Process input
Alumina, AlN, silicon nitride, glass, quartz or sapphire with specified thickness, coatings and hole geometry.
Intended output
Microhole arrays or functional through-holes with the agreed geometry and hole-wall condition.
Quality checks
Check entry and exit diameter, taper and roundness, sidewall quality, chipping, microcracks and the heat-affected region.

Glass-hole processing can be evaluated as a TGV opening step. Metallization, interconnection and reliability qualification are separate process steps.

Explore related materials and processes

Engineering guides for your next decision

Compare processing routes, prepare representative samples and define measurable acceptance criteria before selecting a configuration.

Equipment selection guides

Semiconductor Laser Equipment RFQ Checklist: Samples, Specifications and Scope

Prepare a comparable semiconductor laser equipment RFQ with a controlled material stack, representative samples, measurable quality criteria, full-...

Read the guide Process validation guides

Semiconductor Laser System FAT and SAT: Build an Acceptance Matrix

Plan semiconductor laser equipment acceptance around controlled samples, measurement methods, complete-cycle timing, interfaces, exception recovery...

Read the guide Equipment selection guides

Semiconductor Laser Automation Integration: Vision, Handling and MES

Define semiconductor laser cell interfaces across carrier handling, vision, recipe control, MES data and fault recovery before comparing automation...

Read the guide

Turn the sample result into a delivery specification

Align the sample plan, measurement methods, FAT and SAT criteria, and automation interfaces with the intended production conditions.

Request a sample assessment

Equipment directory

Find the corresponding AOGEO equipment

Use this directory to revisit equipment by processing task. The stage cards explain where each operation fits and what to prepare for assessment.

Find the corresponding AOGEO equipmentExpand detailsClose details

Process terms and their differences

SiC ingot slicing and wafer dicing
Ingot slicing prepares wafer blanks from a crystal ingot. Dicing separates individual dies from a processed wafer; they are different process positions and equipment tasks.
LDB, LAB and LLO
Laser debonding (LDB) releases a temporary carrier; laser-assisted bonding (LAB) forms the selected die interconnect; laser lift-off (LLO) releases a suitable growth substrate.
Laser lithography and selective film removal
Maskless lithography exposes photoresist before development and pattern transfer. Direct laser etching or ablation removes a target layer; the qualification methods differ.
Resistor trimming and wafer thinning
Electrical trimming adjusts designed resistor or trim-link structures with measurement feedback. It is not bulk wafer thinning.

Semiconductor laser equipment questions

Is this a fixed sequence for every semiconductor device?

No; front-end steps repeat, wafer testing and post-processing vary in order, packaging materials arrive in parallel, and SiC, GaN and advanced-packaging routes require their own process map.

Which semiconductor laser tasks does AOGEO equipment support?

AOGEO supplies equipment for SiC ingot slicing, selective annealing, maskless photoresist exposure, wafer resistor trimming, thin-wafer laser debonding, wafer dicing, laser-assisted bonding, local soldering and solder-ball jetting, GaN or LED laser lift-off, package and power-interconnect welding, leadframe cutting, selective film processing and traceability. Select the task by its actual material stack and agreed acceptance criteria.

How should laser dicing be compared with blade dicing?

Use the same representative stack and an agreed measurement plan to compare kerf, chipping, debris, die strength, electrical impact and cycle-time conditions; neither route is universally preferable.

What is needed for an equipment assessment?

Share the material stack, drawing, process location, representative samples, measurable quality limits and test methods, plus handling, cleanliness, traceability and cycle-time requirements; agree acceptance evidence before final configuration.

Manufacturing references